Processor and method for preventing access to a locked memory block by recording a lock in a content addressable memory with outstanding cache fills

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 5404482
SERIAL NO

07902122

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A processor and method for preventing access to a locked memory block in a multiprocessor computer system. The processor has a cache memory and records a memory lock in a content-addressable memory separate from the cache memory. Preferably, outstanding cache fills are recorded in the same content addressable memory as memory locks, and a memory lock or an outstanding cache fill delays the execution of a cache coherency request upon the same memory block. When a cache coherency request is received from another processor, the address of the cache coherency request is compared to addresses stored in the content addressable memory, and when there is a match, a bit in the matching entry is set to indicate a delayed request that is executed after the lock is unlocked or the cache is refilled. In a specific embodiment, a memory lock or an outstanding cache fill also stalls a processor read or write to the same memory block.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

  • HEWLETT-PACKARD DEVELOPMENT COMPANY, L.P.

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Stamm, Rebecca L Wellesley, MA 13 1317
Wade, Nicholas D Folsom, CA 18 1235

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation