Method and apparatus for improving the performance of partial stripe operations in a disk array subsystem

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 5408644
SERIAL NO

07894067

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A posting memory used in conjunction with a drive array to increase the performance of fault tolerant disk array write operations. When the posting memory flushes dirty data back to the disk array, the posting memory coalesces or gathers contiguous small write or partial stripe write requests into larger, preferably full stripe writes. This reduces the number of extra read operations necessary to update parity information. In this manner, the actual number of reads and writes to the disk array to perform the transfer of write data to the disk array is greatly reduced. In addition, when the posting memory is full, the posting memory delays small, i.e., partial stripe writes but allows full stripe writes or greater to pass directly to the disk array. This reduces the frequency of partial stripe writes and increases disk array performance.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

  • HEWLETT-PACKARD DEVELOPMENT COMPANY, L.P.

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Flower, David L Tomball, TX 9 666
Schneider, Randy D Spring, TX 5 425

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation