Semi-conductor device interconnect package assembly for improved package performance

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 5414299
SERIAL NO

08126288

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A semiconductor device interconnect package assembly for TAB packages is disclosed having a central portion of material which is utilized as part of the package structure to provide scratch protection to the active surface of a semiconductor die and to the inner lead bonding areas. The central portion of material can be modified in various ways to improve the overall performance of the package, and to reduce stress generated in the TAB package due to thermal mismatch. The assembly also includes a plurality of apertures in the substrate film which overlap and expose a plurality of groups of inner lead portions. The plurality of apertures allows each group of exposed inner lead portions to be encapsulated independently from each other group. By encapsulating each of these groups separately, scratch protection is provided to the inner lead bonding areas while simultaneously reducing the stress on each of the leads due to the heating and cooling of the encapsulating material.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY LTDHSINCHU

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Liang, Louis H Los Altos, CA 27 1759
Wang, Tsing-Chow San Jose, CA 24 729

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation