Method of providing electrical interconnect between two layers within a silicon substrate, semiconductor apparatus, and method of forming apparatus for testing semiconductor circuitry for operability

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 5419807
SERIAL NO

08223642

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A method is disclosed of forming a high elevation area and a low elevation area in a substrate and of electrically interconnecting the high elevation area and the low elevation area. The method includes anisotropically etching into a non-masked portion of monocrystalline silicon in a selective manner of one silicon plane relative to another silicon plane to produce a high elevation area and a low elevation area which are laterally angled relative to one another. The high elevation area and the low elevation area thereby interconnected by a substantially planar, non-perpendicularly angled surface. Such areas and plane are then doped to form a continuous electrically conductive and interconnecting diffusion region extending from the high elevation area, through and along the angled surface to the low elevation area. A semiconductor apparatus having the above construction is also disclosed. Also disclosed is an epitaxial silicon growth and etching process, and a semiconductor apparatus having multiple different monocrystalline silicon portions. Further disclosed is a method of producing a testing apparatus having a projection formed essentially of electrically conductive polysilicon.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
MICRON SEMICONDUCTOR INCPATENT DEPARTMENT MS 507 2805 E COLUMBIA ROAD BOISE ID 83706 ID

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Akram, Salman Boise, ID 801 30978
Farnworth, Warren M Nampa, ID 855 33798

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation