Subscriber line interface circuit with reduced on-chip power dissipation

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 5428682
SERIAL NO

08031785

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A subscriber line interface circuit is provided that includes an output stage having a pair of differential transconductance amplifiers to drive the tip and ring lines of a telephone exchange. The output stage includes circuitry that advantageously reduces the power dissipated within the integrated circuit when the subscriber loop impedance is relatively low. As a result, heat generation within the integrated circuit is reduced. Circuit reliability may therefore be enhanced and fabrication and packaging costs may be reduced. In one embodiment, an off-chip resistor is coupled from an output line of the ring line amplifier to the negative voltage rail. When the loop impedance is low, a relatively large voltage drop is established across the resistor which therefore absorbs a greater percentage of the loop current. Since the resistor is provided off-chip and diverts current that would otherwise flow through the ring-line amplifier, the overall heat dissipated within the integrated circuit is reduced.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
LEGERITY INCBLDG 3 M/S 310 4509 FREIDRICH LANE AUSTIN TX 78744

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Apfel, Russel J Austin, TX 1 101

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation