Stacked silicon die carrier assembly

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 5434745
SERIAL NO

08280315

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

Disclosed is a stacked die carrier assembly and method for packaging and interconnecting silicon chips such as memory chips. The carrier is constructed from a metalized substrate onto which the chip is attached. The chip is wire bonded to the conductor pattern on the substrate. Each conductor then is routed to the edge of the substrate where it is connected to a half-circle of a metalized through hole. A frame is attached on top of this substrate. This frame has also a pattern of half-circle metalized through holes that aligns with the holes on the bottom substrate. The combination of the bottom substrate with the silicon die, and the frame on top, forms a basic stackable unit. Several such units can be stacked and attached on top of each other. The top unit can finally be covered with a ceramic lid that also has a matching half-circle metalized through hole pattern along its edge. To electrically interconnect the stacked assembly conductive epoxy can be applied in the grooves formed by the aligned half-circle plated through holes.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
WHITE MICROELECTRONICS DIVISION OF BOWMAR INSTRUMENT CORP4246 E WOOD STREET PHOENIX AS 85040

International Classification(s)

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Heggli, Bjarne Phoenix, AZ 6 261
Reeves, Leonard Phoenix, AZ 2 232
Shokrgozar, Hamid Phoenix, AZ 1 230

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation