US Patent No: 5,440,750

Number of patents in Portfolio can not be more than 2000

Information processing system capable of executing a single instruction for watching and waiting for writing of information for synchronization by another processor

Stats

ATTORNEY / AGENT: (SPONSORED)
 

Importance

Loading Importance Indicators... loading....

Abstract

Each processor of a multiprocessor system which shares a main storage has a execution circuit for executing a compare and watch instruction provided for watching information for synchronization written into a main storage. When one program being executed by one of the processors issues an instruction, the circuit fetches information for synchronization from a location within the main storage designated by the instruction, compares that fetched information with another information designated by the instruction. If they do not have a specific relation, the fetching and the comparison is repeated. The circuit has a circuit for limiting the repetition with a limited number of times. The circuit further has a circuit for counting a total amount of CPU time spent for execution of plural watching instructions issued by the same program.

Loading the Abstract Image... loading....

First Claim

Related Publications

Loading Related Publications... loading....

Patent Owner(s)

Patent OwnerAddressTotal Patents
HITACHI, LTD.TOKYO32320

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Inagami, Yasuhiro Kodaira, JP 31 728
Kitai, Katsuyoshi Kokubunji, JP 29 628
Tamaki, Yoshiko Kodaira, JP 21 490
Tanaka, Yoshikazu Tokyo, JP 311 1463

Cited Art

Patent Info (Count) # Cites Year
 
INTERNATIONAL BUSINESS MACHINES CORPORATION (5)
4,827,401 Method and apparatus for synchronizing clocks prior to the execution of a flush operation 66 1984
4,631,674 Active wait 19 1985
4,979,105 Method and apparatus for automatic recovery from excessive spin loops in an N-way multiprocessing system 20 1988
4,965,718 Data processing system incorporating a memory resident directive for synchronizing multiple tasks among plurality of processing elements by monitoring alternation of semaphore data 53 1988
5,222,229 Multiprocessor system having synchronization control mechanism 63 1990
 
HITACHI, LTD. (1)
5,107,420 Synchronous apparatus for processors 15 1987
 
SILICON GRAPHICS, INC. (1)
4,636,942 Computer vector multiprocessing control 86 1983

Patent Citation Ranking

Forward Cites

Patent Info (Count) # Cites Year
 
INTERNATIONAL BUSINESS MACHINES CORPORATION (8)
6,708,296 Method and system for selecting and distinguishing an event sequence using an effective address in a processing system 13 1995
5,949,971 Method and system for performance monitoring through identification of frequency and length of time of execution of serialization instructions in a processing system 14 1995
5,797,019 Method and system for performance monitoring time lengths of disabled interrupts in a processing system 43 1995
5,751,945 Method and system for performance monitoring stalls to identify pipeline bottlenecks and stalls in a processing system 29 1995
5,752,062 Method and system for performance monitoring through monitoring an order of processor events during execution in a processing system 64 1995
5,748,855 Method and system for performance monitoring of misaligned memory accesses in a processing system 18 1995
5,729,726 Method and system for performance monitoring efficiency of branch unit operation in a processing system 14 1995
5,691,920 Method and system for performance monitoring of dispatch unit efficiency in a processing system 75 1995
 
HITACHI, LTD. (2)
7,610,471 Data processor 0 2007
7,962,728 Data processor 0 2009
 
GLOBALFOUNDRIES INC. (1)
7,328,270 Communication protocol processor having multiple microprocessor cores connected in series and dynamically reprogrammed during operation via instructions transmitted along the same data paths used to convey communication data 6 1999
 
INTEL CORPORATION (1)
8,230,203 Detecting spin loops in a virtual machine environment 2007
 
LSI LOGIC CORPORATION (1)
6,044,206 Out of order instruction processing using dual memory banks 5 1997
 
PANASONIC CORPORATION (1)
7,761,692 Processor, compiler and compilation method 0 2006
 
SIEMENS AKTIENGESELLSCHAFT (1)
6,308,223 Process for the synchronization of programs on different computers of an interconnected system 10 1998
 
SUN MICROSYSTEMS, INC. (1)
5,958,019 Multiprocessing system configured to perform synchronization operations 60 1996