Register addressing control circuit including a decoder and an index register
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
Aug 29, 1995
Grant Date -
N/A
app pub date -
Dec 23, 1992
filing date -
Dec 31, 1991
priority date (Note) -
Expired
status (Latency Note)
Importance
Abstract
A register or memory control circuit for selecting registers using a reduced number of address lines. The register control circuit partitions registers into blocks and utilizes a decoder and an index register to select individual registers. An additional decoder may be used in conjunction with the index register in order to further increase the number of registers which may be selected by the register control circuit. The index register provides index data signals on 'n' output lines. Each of the 'n' index register output lines is connected to a corresponding one of 'n' register blocks, so that the 'n' output lines of the index register and (n- 1) output lines of the decoder can address (n- 1)n registers.
First Claim
Family
International Classification(s)
Cited Art Landscape
Patent Citation Ranking
Advertisement
Advertisement
Advertisement
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully