Multi-level semiconductor structures having environmentally isolated elements

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 5455445
SERIAL NO

08185112

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A plurality of individual device layers having conductive regions extending therethrough are bonded together before or after one or more circuit elements have been fabricated on each one. Groups of device layers are formed by electrochemically anodizing a wafer of semiconductor material. The wafer is rendered totally porous except for a series of non-porous regions extending therethrough. The wafer is then oxidized and densified to result in a wafer having a plurality of electrically isolated extended contacts. A plurality of wafers are processed in this manner. A variety of integrated circuit devices are then formed on the surface of each wafer. The ability to separately fabricate each wafer obviates trying to incorporate various incompatible processes (required by each device type) on just one wafer surface. Once the processing of all individual wafers is completed, each wafer is bonded to another at appropriate areas, with the extending contact aligned to electrically interconnect each device layer. The wafers are then diced to provide a plurality of multi-level integrated circuit structures.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
KULITE SEMICONDUCTOR PRODUCTS INCONE WILLOW TREE ROAD LEONIA NJ 07605

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Kurtz, Anthony D Teaneck, NJ 294 4863
Ned, Alexander A Bloomingdale, NJ 81 1220

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation