Finite state machine with minimized vector processing
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
Oct 17, 1995
Grant Date -
N/A
app pub date -
Dec 28, 1993
filing date -
Dec 28, 1993
priority date (Note) -
Expired
status (Latency Note)
Importance
Abstract
Conventional AND vectors are compared to corresponding input vectors of the same length as part of the logic processing associated with the finite state machine. AND vectors having a single set bit are translated into AND index vectors in which the bit position of the single set bit is encoded. AND index vectors are also identified by an index flag. The encoded bit position is utilized to identify the corresponding bit position in the input vector to perform a TRUE/FALSE test to determine an overall TRUE or FALSE indication. This technique avoids a bit by bit comparison for AND vectors having a single set bit.
First Claim
Family
International Classification(s)
Cited Art Landscape
Patent Citation Ranking
Advertisement
Advertisement
Advertisement
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully