Microprocessor with dual-port cache memory for reducing penalty of consecutive memory address accesses

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 5465344
SERIAL NO

08352445

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A microprocessor has a CPU, an address converter which converts a logical address to a physical address, first and second latches which are controlled by a control signal and store the physical addresses, and a dual port cache memory device. The dual port cache memory device has decoders which operate according to second parts of outputs of the latches, dual port memory arrays which can be independently accessed by outputs of the decoders, a comparator which compares a physical address output from the dual port memory array and a first part of an output of the first latch to determine if they are the same, and a second comparator which compares a physical address output from the dual port memory array and a first part of an output of the second latch to determine if they are the same. The microprocessor is configured to effectively utilize the two ports of the dual port memory array of the dual port cache memory device, significantly improving the operating speed of the overall system by reducing the occurrence of penalties when consecutive instructions operating the cache memory are executed.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
MATSUSHITA ELECTRIC INDUSTRIAL CO LTDOSAKA JAPAN

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Hirai, Koutarou Kobe, JP 9 398
Yamaguchi, Seiji Hirakata, JP 172 6168

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation