Bus use request adjusting apparatus allowing changing priority levels

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 5467454
SERIAL NO

08125903

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

The bus use efficiency is improved by using a priority level determiner for determining a priority level of a processor to be connected and determining whether to compare the priority level of the processor with that of other processor until a signal indicating the end of a series of processings of the processor becomes valid after a bus use request signal of the processor becomes valid or to compare the priority level of the processor with that of other processor only while the bus use request signal is valid.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
RENESAS ELECTRONICS CORPORATION2-24 TOYOSU 3-CHOME KOTO-KU TOKYO 135-0061

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Sato, Fumiki Hyogo, JP 26 323

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation