Apparatus and method for controlling the running of a data processing apparatus

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 5469561
SERIAL NO

07995310

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

An apparatus and method for controlling the bus cycle running time of a data processing apparatus. The apparatus includes a CPU and at least one device such as a memory device, input/output device and the like which receives data from the C. A clock signal supplied to the CPU is varied based on the bus cycle or address within the device which is identified by the CPU for processing of the data. Alternatively, the frequency of the clock signal is varied based on ambient temperature and line voltage conditions. Accordingly, processing speed of the CPU can be varied to accommodate high speed memory devices and slower speed input/output devices.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
SEIKO EPSON CORPORATION1-6 SHINJUKU 4-CHOME SHINJUKU-KU TOKYO 160-8801

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Takeda, Koji Suwa, JP 90 1116

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation