Circuit structure, semiconductor integrated circuit and path routing method and apparatus therefor

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 5475611
SERIAL NO

08266310

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

An interconnection path layout in a circuit structure having terminals arranged in rows, such as a semiconductor integrated circuit. Paths are first assigned to selected obstruction-free terminal pairs to be interconnected, and then bypasses are assigned to the remaining obstruction-existing terminal pairs to be interconnected. This minimizes the occurrence that the terminal pairs are left un-interconnected. Also, longer vertical paths are assigned to selected terminal pairs with priority. This prevents the reserved paths from becoming obstructions to vertical paths which are later assigned to selected terminal pairs.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
HITACHI LTD6-6 MARUNOUCHI 1-CHOME CHIYODA-KU TOKYO 1008280 ?1008280

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Ishii, Tatsuki Tokyo, JP 19 144
Nagase, Hachidai Hadano, JP 3 22
Suzuki, Katsuyoshi Hadano, JP 147 1653

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation