Importance

Loading Importance Indicators...

Abstract

A programmable multiphase clock divider for selectively frequency dividing a multiphase input clock to provide a lower-frequency, self-aligned, multiphase output clock includes a counter, combinational logic circuitry, a multiphase signal generator and a multiplexor. With the counter serving as the sole frequency divider element, multiple phase-aligned clock phases are generated which are then programmably multiplexed to provide the desired frequency-divided, self-aligned clock phases. The counter, in response to a preset signal and an input clock phase, generates a multibit count signal, one bit of which forms the first output clock phase. The combinational logic circuitry receives a programming signal for decoding the multibit count signal to generate the counter preset signal and an output control signal. The multiphase signal generator successively latches the first output clock phase with the aforementioned input clock phase and additional input clock phases to generate a number of synchronous, intermediate clock phases. The multiplexor, in response to the output control signal, multiplexes the intermediate clock phases to provide further output clock phases. All of the output clock phases are phase-aligned with one another and are at a lower frequency than that of the input clock phase. Multiple ones of such clock dividers can be programmed to frequency divide by selected prime numbers and cascaded to achieve virtually any desired frequency division ratio while maintaining self-aligned output clock phases.

Loading the Abstract Image...

First Claim