Testing device for integrated circuits on wafer

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 5479109
SERIAL NO

08187952

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

An electrical testing device is provided for testing integrated circuits located on a wafer. The testing device employs a multi-layer test circuit having a plurality of contacts for contacting the integrated circuits on a wafer. The layers of the test circuit are embedded in a flexible transparent dielectric material which allows vertical flexing of the contacts and visual transparency through the circuit. Alignment markers are provided on the circuit and wafer and one or more viewing tubes may be used to allow a user to view the alignment markers so as to bring the circuit into proper alignment with the wafer. A microscope may further be employed with each viewing tube to provide accurate alignment examination. A stretching fixture is mounted on the circuit which enables a user to stretch the circuit to achieve a larger size when necessary.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

  • NORTHROP GRUMMAN SYSTEMS CORPORATION

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Lau, James C K Torrance, CA 6 188
Lui, Kenneth Fountain Valley, CA 12 282
Malmgren, Richard P Castaic, CA 12 537

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation