Method and circuitry for clock synchronization

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 5485490
SERIAL NO

08346363

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

Circuitry for performing fine phase adjustment within a phase locked loop is described. The phase selector selects an even phase signal and an odd phase signal from the twelve phase signals output by the VCO. The even and odd phase signals are selected by an even select signal and an odd select signal, respectively. The phase interpolator interpolates between the even phase signal and the odd phase signal to generate an output signal. The affect of the even phase signal and the odd phase signal on the output signal is determined by an even weighting signal and an odd weighting signal, respectively. The weighting signals prevent glitches from appearing on the output signal when either the even phase signal or the odd phase signal is switching. A method of performing fine phase adjustment in a phase locked loop is also described.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
RAMBUS INCCALIFORNIA USA CALIFORNIA

International Classification(s)

  • No Non-US Classification to display

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Horowitz, Mark A Mountain View, CA 161 7555
Leung, Wingyu Cupertino, CA 104 5518

Cited Art Landscape

Load Citation

Patent Citation Ranking

  • No Patent Citation Ranking to display

Forward Cite Landscape

Load Citation