Method of fabrication of protected programmable transistor with reduced parasitic capacitances

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 5486480
SERIAL NO

08330645

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A programmable transistor includes impurity regions to reduce punch-through and soft-write phenomena. In order to provide a fast operation, the impurity regions are arranged with regard to one another so that parasitic capacitances at junctions of impurity regions of mutually opposite conductivity type are minimized. For these purposes, the transistor comprises a charge storage region over a channel region in a main semiconductor zone of a first conductivity type located between a source and a drain of a second conductivity type opposite to the first. A first impurity zone of the first conductivity type, substantially laterally contiguous with the drain, extends into the channel region and is more heavily doped than the main zone. The drain includes a heavily doped third impurity region and a lightly doped second impurity region that lies at least mainly between the third region and the zones.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
NXP B V60 HIGH TECH PARK EINDHOVEN 5656 AG EINDHOVEN NORTH BRABANT PROVINCE

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Chen, Teh-Yi J Cupertino, CA 7 218

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation