Serial EEPROM device and associated method for reducing data load time using a page mode write cache

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 5488711
SERIAL NO

08041076

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A serial EEPROM (electrically erasable programmable read only memory) device and method for reducing the time required to load data into the serial EEPROM device using a special write cache are disclosed. The EEPROM has an internal memory array for receiving a burst of data sent by a microcontroller. Data in the burst of data is initially loaded into an SRAM (static random access memory) write cache where it is stored sequentially and grouped in a plurality of pages, so that the bus and the microcontroller are freed to allow the microcontroller to perform other processing tasks at least until the EEPROM memory is written and the EEPROM is again accessible to the microcontroller. Writing of the internal memory array is accomplished sequentially with data from the pages of the cache loaded into rows of the internal memory array until the cache is depleted, the pages being sized so that an integral number of pages is stored in each row of the internal memory array.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
MICROCHIP TECHNOLOGY INC2355 W CHANDLER BLVD CHANDLER AS 85224-6199

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Alexander, Samuel E Gilbert, AZ 9 328
Fisher, Richard J Phoenix, AZ 9 416
Hewitt, Kent D Tempe, AZ 8 196

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation