Apparatus and method for estimating time delays using unmapped combinational logic networks
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
Mar 19, 1996
Issued Date -
N/A
app pub date -
Mar 23, 1995
filing date -
Jan 24, 1991
priority date (Note) -
In Force
status (Latency Note)
Importance
Abstract
A new method and structure are provided for simulating the time delay associated with signal propagation through a mapped and optimized logic network for a selected target technology using only information from an unmapped logic network. For each target technology, the method and structure include the time delay characteristics of the mapping and optimization strategies used to generate an optimized network using the library of standard gates for that target technology. The functional complexity of each unmapped logic node and the complexity of the fanout for each unmapped logic node are also included in the simulated time delay.
First Claim
Family
International Classification(s)
Cited Art Landscape
Patent Citation Ranking
Advertisement
Advertisement
Advertisement
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully