Method of producing semiconductor integrated circuit device having memory cell and peripheral circuit MISFETs

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 5504029
SERIAL NO

08254562

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A semiconductor integrated circuit device having a switching MISFET, and a capacitor element formed over the semiconductor substrate, is disclosed. The impurity concentration of the semiconductor region of the switching MISFET to which the capacitor element is connected is less than the impurity concentration of semiconductor regions of MISFETs of peripheral circuitry. The Y-select signal line overlaps the lower electrode layer of the capacitor element. A potential barrier layer, provided at least under the semiconductor region of the switching MISFET to which the capacitor element is connected, is formed by diffusion of an impurity for a channel stopper region. The dielectric film of the capacitor element is co-extensive with the capacitor electrode layer over it. The capacitor dielectric film is a silicon nitride film having a silicon oxide layer thereon, the silicon oxide layer being formed by oxidizing a surface layer of the silicon nitride under high pressure. An aluminum wiring layer and a protective (and/or barrier) layer are formed by sputtering in the same vacuum sputtering chamber without breaking the vacuum between forming the layers; and a refractory metal, or a refractory metal silicide QSi.sub.x, where Q is a refractory metal and x is between 0 and 2, is used as a protective layer, for an aluminum wiring containing an added element (e.g., Cu) to prevent migration.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
HITACHI LTD6-6 MARUNOUCHI 1-CHOME CHIYODA-KU TOKYO 1008280 ?1008280

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Asano, Isamu Ohme, JP 109 2072
Hiraiwa, Atsushi Kodaira, JP 37 1686
Horiuchi, Mitsuaki Hachioji, JP 26 564
Kaneko, Hiroko Higashimurayama, JP 34 1805
Murata, Jun Kunitachi, JP 109 1227
Ogishi, Hidetsugu Hachioji, JP 22 447
Ozawa, Masami Ohme, JP 8 273
Sagawa, Masakazu Ohme, JP 81 642
Sekiguchi, Toshihiro Ohme, JP 49 864
Shimizu, Shinji Houya, JP 75 1181
Sugiura, Jun Musashino, JP 30 611
Tadaki, Yoshitaka Ohme, JP 62 1074

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation