Coprocessor executing pipeline control for executing protocols and instructions

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 5504912
SERIAL NO

07830460

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

The interface portion of a coprocessor is provided with a FIFO (First-In First-Out) buffer and means for accepting instructions in succession. Pipeline control of the instructions becomes possible in this way, and protocol means associated with a microprocessor is also provided.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
HITACHI LTDTOKYO JAPAN

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Asai, Takeshi Hitachi, JP 35 258
Kaziwara, Hisashi Hitachi, JP 9 156
Kida, Hiroyuki Hitachi, JP 24 294
Morinaga, Shigeki Hitachi, JP 61 1241
Nakagawa, Norio Kodaira, JP 35 537
Ohba, Mamoru Hitachi, JP 7 51
Tatezaki, Junichi Kodaira, JP 9 152
Watabe, Mitsuru Katsuta, JP 66 853

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation