Method and apparatus for logic simulation of logic system including multi-port memory

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 5511011
SERIAL NO

08054258

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A simulation apparatus and method for a logic circuit including a multi-port RAM effects simulation by provisionally representing input and output ports by use of a plurality of memory primitives and effecting the operation equivalent to the operation of the multi-port RAM. The address, data input and write enable terminals of input side memory primitives are supplied with write addresses, data inputs and write enable signals, respectively, and the chip select terminals thereof are supplied with '0' from a logic primitive. The write enable signals are also supplied to an AND logic primitive. The address terminals of output side memory primitives are supplied with respective read addresses, the data input terminals thereof are supplied with an output of the AND logic primitive, the chip select terminals thereof are supplied with '0' from a logic primitive, and the write enable terminals thereof are supplied with '1' from a logic primitive. Data outputs are derived from the respective output side memory primitives.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
FUJITSU LIMITED1-1 KAMIKODANAKA 4-CHOME NAKAHARA-KU KAWASAKI-SHI KANAGAWA 2118588 ?2118588

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Saitoh, Minoru Kawasaki, JP 22 217

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation