Method and apparatus for stack manipulation in a pipelined processor

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 5522051
SERIAL NO

08306252

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A method and apparatus for accessing and manipulating a stack register file during an instruction execution through a pipelined execution unit. A plurality of control directives are provided to the apparatus. A stack register file having a plurality of physical registers is provided for storing data. The physical register file has a stack organization. A pointer table register file having a plurality of pointer table registers stores physical register addresses. A TAG register file comprising a plurality of TAG registers, one for each of the pointer table register, is provided for signalling whether the associated physical register is empty or full. A TOS address generator generates an address of one of the pointer table registers which contains an address of one of the physical registers which is the current top of stack register. A pointer table address generator generates for each of the instruction operands, an address of one of the pointer table registers which contains the address of one of the physical registers which contains the operand. A TAG checking and setting generator reads the TAG register file and writes into the TAG register file.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
INTEL CORPORATIONSANTA CLARA CA 95054

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Sharangpani, Harshvardhan P Santa Clara, CA 11 627

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation