Universal test socket for exposing the active surface of an integrated circuit in a die-down package

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 5523695
SERIAL NO

08296390

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

An apparatus and method for placing the die of a die-down configured integrated circuit package in an upright orientation. The first board has electrical receptors peripherally surrounding a first hole formed through the first board. A die-down configured integrated circuit package with the die thereof exposed is inserted into a test socket having a second hole formed through the bottom thereof. The exposed die is located over the second hole in the bottom surface of the test socket. The test socket is placed onto the top surface of the first board. The test socket is positioned on the first board such that the pins of the test socket engage the electrical receptors and such that the exposed die of the die-down configured integrated circuit package is disposed over the first hole. The first board is coupled to a second board having electrical connectors extending from the bottom surface thereof. Each of the electrical connector pins is electrically coupled to a respective electrical receptor on the first board. A flexible connector couples the first and second board together. In one embodiment, the flexible connector also provides electrical coupling of the two boards. Next, the first board is 'flipped' or folded over to a position above the second board such that the top surface of the first board opposes the top surface of the second board, and such that the exposed die is visible through the first hole in the first board and the second hole in the test socket. The electrical connecting pins of the second board are then inserted into a standard swap block. In so doing, the present invention provides a socket structure for die-down configured packages which renders the die accessible and which is suitable for use in standard swap block.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
VLSI TECHNOLOGY INC1109 MCKAY DRIVE SAN JOSE CA 95131

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Lin, Hao-Chou San Jose, CA 1 84

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation