Multiprocessor system with write generate method for updating cache

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 5524212
SERIAL NO

07876775

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A plurality of program processors, shared memory, dual port memory, external cache memory and a control processor form a multiprocessor system. A shared memory bus links the program processors, shared memory, dual port memory and external cache memory. Program processor I/O occurs through a pair of serial I/O channels coupled to one port of the dual port memory. A write generate mode is implemented for updating cache by first allocating lines of shared memory as write before read areas. For such lines, cache tags are updated directly on cache misses without reading from memory. A hit is forced for such line, resulting in valid data at the updated part and invalid data at the remaining portion. Thus, part of the line is written to and the rest invalidated. The invalid portions are not read, unless preceded by a write operation. The mode reduces the number of bus cycles by making write misses more efficient.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
BOARD OF REGENTS OF THE UNIVERSITY OF WASHINGTON1107 NORTHEAST 45TH STREET SUITE 200 SEATTLE WA 98105

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Chen, Chung-Ho Seattle, WA 21 544
Cooper, Kenneth H Marysville, WA 14 426
Haralick, Robert M Seattle, WA 4 467
Johnson, Robert E Seattle, WA 101 1964
Somani, Arun K Woodinville, WA 6 157
Wittenbrink, Craig M Seattle, WA 13 328

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation