Select set-based technology mapping method and apparatus

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 5526276
SERIAL NO

08231595

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A logic circuit is implemented on a macrocell of a field programmable device using select sets of a logic function which represents a transformation of the one or more input signals of the logic circuit to the output signal of the logic circuit. Select sets of a logic function are determined (i) by grouping input signals which correspond to equal co-factors of the logic function or (ii) by grouping input signals such that one input signal of a group never appears in a term of the logic function in a greedy phase-minimized RMF canonical form without all other input signals of the group. The logic circuit is implemented on a macrocell which includes a circuit element which selects one of two or more input signals according to one or more select signals, each of which is driven by a respective logic gate. Examples of such circuit elements include multiplexers and random access memory (RAM). The logic circuit is implemented by placing on input lines of a logic gate driving a select line the input signals or the complement of the input signals of a select set.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
QUICKLOGIC CORPORATION2220 LUNDY AVE SAN JOSE CA 95131

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Cox, William D San Jose, CA 24 1206
Lehmann, Eric E San Francisco, CA 1 57
Lulla, Mukesh T Santa Clara, CA 4 182
Nathamuni, Venkatesh R San Jose, CA 1 57

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation