Manufacturing dual sided wire bonded integrated circuit chip packages using offset wire bonds and support block cavities

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 5527740
SERIAL NO

08267878

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A method is disclosed for constructing a dual-sided chip package onto a leadframe having a die pad and a set of lead fingers corresponding to the die pad. Integrated circuit dies are disposed onto each side of the die pad while the leadframe is supported with support blocks having cavities that accept the integrated circuit dies and that support each lead finger and that provide clearance for stitch bonds of the previously formed wire bonds. Thereafter, a one step plastic mold is formed around each assembly comprising the dual integrated circuit dies, the die pads, and the wire bonds.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
INTEL CORPORATION2200 MISSION COLLEGE BLVD SANTA CLARA CA 95054
MITSUI HIGH-TEC INC10-1 KOMINE 2-CHOME YAHATANISHI-KU KITAKYUSHU-SHI FUKUOKA 8078588 ?8078588

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Foehringer, Richard Fair Oaks, CA 3 178
Golwalkar, Suresh V Folsom, CA 7 208
Kawashima, Shigeo Kitakyusyu, JP 3 178
Sato, Nobuaki Kitakyusyu, JP 75 1494
Takatsuki, Ryo Ibaraki-ken, JP 5 180
Tsujimoto, Keiichi Kitakyusyu, JP 8 180
Wentling, Michael Cameron, CA 3 178

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation