Method and apparatus for forming an exchange address for a system with different size caches

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 5553258
SERIAL NO

08340125

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

The present invention is directed to a method and apparatus for performing exchange transactions between caches and a main memory of a computer system, the caches and main memory being coupled to one another by a bus. The method includes the steps of providing caches of different sizes with a cache having a smallest size, and with each cache having an index fixed as a function of the size of the cache. For each exchange transaction, the number of bits of an index used to address a selected cache location are determined, and the upper bits of a memory address from a tag store location corresponding to the selected cache location are retrieved, where the retrieved upper address bits form an exchange address. In the event that the index of the selected cache location comprises more bits than the index of the cache having the fewest addressable locations, the excess bits of the index of the selected cache location are appended to the exchange address. The cache then transmits the exchange address, a memory read address, and exchange data to memory.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
HEWLETT-PACKARD DEVELOPMENT COMPANY L P10300 ENERGY DRIVE SPRING TX 77389

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Godiwala, Nitin D Boylston, MA 14 541
Maskas, Barry A Sterling, MA 18 650
Thaller, Kurt M Acton, MA 14 544

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation