Method for manufacturing a semiconductor device wherein a semiconductor chip is connected to a lead frame by metal plating

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 5556810
SERIAL NO

08461448

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A plurality of electrode pads are formed on a main surface of a semiconductor chip. The electrode pads on the semiconductor chip are electrically connected to the top end of an inner lead through a metal plating layer.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
KABUSHIKI KAISHA TOSHIBAMINATO-KU TOKYO 105-0023

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Fujitsu, Takao Yokohama, JP 6 230

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation