
US Patent No: 5,560,027
Number of patents in Portfolio can not be more than 2000
Scalable parallel processing systems wherein each hypernode has plural processing modules interconnected by crossbar and each processing module has SCI circuitry for forming multi-dimensional network with other hypernodes
Stats
-
Sep 24, 1996
Issued date -
Dec 15, 1993
filing date -
08/167,663
serial no -
In Force
status
Importance
Loading Importance Indicators...
Abstract
A processing system 100 is provided which includes first and second hypernodes 101, each of the hypernodes 101 having at least first and second coherent interfaces 106. At least first and second interconnect network 107 are provided, the first network 107 coupling the first interfaces 106 of the first and second hypernodes 101 and the second interconnect network 107 coupling the second interfaces 106 of the first and second hypernodes 101.
Loading the Abstract Image...
First Claim
Related Publications
Loading Related Publications...
International Classification(s)
- [Classification Symbol]
- [Patents Count]
Cited Art
| Patent Info | (Count) | # Cites | Year |
|---|---|---|---|
|
|
|||
| 5,197,130 Cluster architecture for a highly parallel scalar/vector multiprocessor system | 176 | 1989 | |
| 5,428,803 Method and apparatus for a unified parallel processing architecture | 74 | 1992 | |
|
|
|||
| 4,933,933 Torus routing chip | 104 | 1986 | |
|
|
|||
| 5,228,127 Clustered multiprocessor system with global controller connected to each cluster memory control unit for directing order from processor to different cluster processors | 23 | 1990 | |
|
|
|||
| 4,663,706 Multiprocessor multisystem communications network | 153 | 1983 | |
|
|
|||
| 5,341,504 Multi-dimensional structured computer system | 42 | 1990 | |
|
|
|||
| 4,438,494 Apparatus of fault-handling in a multiprocessing system | 113 | 1981 | |
|
|
|||
| 5,379,440 Parallel processor with array of clustered processing elements having inputs seperate from outputs and outputs limited to a maximum of two per dimension | 15 | 1991 | |
|
|
|||
| 5,175,824 Crossbar switch connected modular multiprocessor system with processor timing relationship selected and synchronized to be appropriate for function being performed | 31 | 1989 | |