Error correction processor and an error correcting method

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 5563896
SERIAL NO

08485122

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

The present invention relates to a processing method in an error processor and is intended to speed up a chain search and reduce correcting and processing time without an increase in the amount of hardware. An error correction processing in which operation circuits are provided so as to obtain solutions to the terms of an error position polynomial that is processed from data of coded words read out from a recording medium of which elements comprise Galois fields; operation circuits process in sequence the values of the terms of said polynomials to the variables comprising Galois fields in synchronization with clock signals, obtain the solutions of said error position polynomial by adding the values of the terms from operation circuits in the EOR (Exclusive-OR) circuit and thus detect an error at each position of data according to the solutions obtained; and the solutions corresponding from the low order position to the high order position of the read-out data are obtained in sequence by processing in said operation circuits.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
FUJITSU SEMICONDUCTOR LIMITED2-10-23 SHIN-YOKOHAMA KOHOKU-KU YOKOHAMA-SHI KANAGAWA 222-0033

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Nakaguchi, Yukimi Kasugai, JP 2 126

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation