Circuit and method for detecting segment limit errors for code fetches

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 5564030
SERIAL NO

08193289

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A segment limit check circuit performs limit checks on fetch addresses generated by a CPU. The circuit and method for performing the fetch limit check are simplified over the prior art by effectively moving the fetch limit check to linear address space. For a microprocessor that uses physical addresses of 32-bits and performs fetches as 16-byte aligned accesses, the circuit of the present invention generates a 33-bit linear address and a 33-bit upper limit value. A comparator compares the upper 29 bits of the linear address with the upper 29-bits of the upper limit value. If a match occurs, the circuit decodes the 4 low-order bits of the upper limit value to determine which of the 16 instruction bytes (if any) fall outside the segment limit.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
TU WEICHI13368 BEAUMONT AVENUE SARATOGA CA 95070
CHEN CHIH-NONG3920 PORT ROYAL DALLAS TX 75244

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Chang, Hsiao-Shih Orange, CA 8 663
Kane, James A Newport Beach, CA 28 463
Whitted, III Graham B Irvine, CA 7 148

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation