Low noise tri-state output buffer

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 5568062
SERIAL NO

08502531

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A buffer circuit includes a pair of pull-up output transistors and a pair of pull-down output transistors driving an output line. Each output transistor is driven by its own tristate input translator, all connected to an input terminal of the circuit. Two of the translators are tristated by control signals received as feedback from the output line to turn off one of the pull-up transistors when the output exceeds the high logic level transition voltage (2.2 V) and to turn off one of the pull-down transistors when the output drops below the low logic level transition voltage (0.8 V). This not only prevents ground bounce or overshoot of the output, but also avoids larger current flow or power dissipation from pull-up and pull-down transistors being simultaneously partially on during a transition. Because the output transistors are driven directly by the input translators, throughput speed is improved, while ramp rate of the translator outputs driving the output transistors can remain slow to reject input noise spikes and avoid generation of output noise.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
CECIL H KAPLINSKY BYPASS TRUST DATED NOVEMBER 11 1999 THE140 MELVILLE AVENUE PALO ALTO CA 94301
VESSELINA KAPLINSKY MARITAL TRUST DATED NOVEMBER 11 1999 THE140 MELVILLE AVENUE PALO ALTO CA 94301

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Kaplinsky, Cecil H 140 Melville Ave., Palo Alto, CA 94301 32 1552

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation