Latch circuit

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 5568077
SERIAL NO

08449147

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A latch circuit comprises, as a circuit corresponding to 1 bit, a flip-flop 50 which is composed of a plurality of NAND gates 11a, 11b, and holds a given signal value and outputs the positive logic value to a Q signal line 5a and the negative logic value to a /Q signal line 5b, and a differential amplifying circuit composed of a plurality of P-type FETs and N-type FETs and having a characteristics such that, an input voltage to the flip-flop 50, when the signal to be held is given, starts to fall before the time point when a drop in voltage of either an X signal line 4a or a /X signal line 4b becomes larger than the difference between a source voltage and a threshold voltage of the NAND gates 11a, 11b. The latch circuit is mainly used as internal elements of a data processor, whereby when the signal is inputted, an voltage of the input signal to the flip-flop 50 of the latch circuit approaches to the threshold voltage of the logic gates constituting the flip-flop 50.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
MITSUBISHI DENKI KABUSHIKI KAISHA2-3 MARUNOUCHI 2-CHOME CHIYODA-KU TOKYO

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Fujita, Kouichi Itami, JP 31 466
Sato, Fumiki Itami, JP 26 323

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation