Modulator-based photonic chip-to-chip interconnections for dense three-dimensional multichip module integration

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 5568574
SERIAL NO

08489983

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

Computation-intensive applications such as sensor signal processing, sensor fusion, image processing, feature identification, pattern recognition, and early vision place stringent requirements on the computational capacity, size, weight, and power dissipation of modular computational systems intended for both embedded and high performance computer environments. Such ultra high speed, ultra high density computational modules will typically be configured with multiple processor, memory, dedicated sensor, and digital signal processing chips in close-packed multichip modules. The present invention relates to a novel architecture and associated apparatus for the development of highly multiplexed photonic interconnections between pairs of such electronic chips incorporated in vertical stacks within three-dimensional multichip module configurations. Vertical signal transmission through the chip substrates is accomplished by using a planar-waveguide-based optical power bus to provide a parallel array of beams to read out a modulator array that is flip-chip bonded to each silicon substrate. Local and quasi-local connectivity in the vertical dimension is accomplished by using diffractive optical structures that provide for both point-to-point interconnections and weighted fan-out within a local neighborhood. Global connectivity is incorporated by means of computer-generated volume holographic optical elements that are fabricated as a multilayer diffractive optical element. Several different architectural implementations of such computational modules are provided to address applications that include high-bandwidth two-dimensional displays, multilayer neural networks, image processors, multiple processors with access to shared memory, and rending engines for computer animation and graphics. In addition, subsystems of the computational-module architecture and apparatus are described that provide for compact optical readout of modulator-based flat panel displays.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
UNIVERSITY OF SOUTHERN CALIFORNIA1150 SOUTH OLIVE STREET SUITE 2300 LOS ANGELES CA 90015

International Classification(s)

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Jenkins, B Keith Long Beach, CA 8 561
Tanguay, Jr Armand R Fullerton, CA 9 588

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation