Method of designing a cell placement of an integrated circuit

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 5579237
SERIAL NO

08339211

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

An integrated circuit placement method is executed according to a mini-cut method to design the cell placement of an integrated circuit by setting a cut line which divides the integrated circuit into a plurality of blocks and moving the cells such that the cut size, that is, the number of nets, connecting the cells and traversing the cut line can be minimum. It aims to determine the optimum placement by preventing cut size from keeping a local minimum state. A first process P1 detects stable nets which have caused a local minimum state if the cut size in a net has reached the local minimum state after executing the mini-cut method. A second process P2 selects all or a part of the detected stable nets and moves the cells connected to the selected stable nets and placed in different blocks to either of the blocks. A third process P3 detects stable nets if it is determined that the cut size of the net cannot satisfy a terminate condition after executing the mini-cut method immediately following the second process P2, and reactivates the second process P2.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
FUJITSU LIMITED1-1 KAMIKODANAKA 4-CHOME NAKAHARA-KU KAWASAKI-SHI KANAGAWA 2118588 ?2118588

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Shibuya, Toshiyuki Kawasaki, JP 36 642

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation