
US Patent No: 5,581,704
Number of patents in Portfolio can not be more than 2000
System for maintaining data coherency in cache memory by periodically broadcasting invalidation reports from server to client
Stats
-
Dec 3, 1996
Issued date -
Dec 6, 1993
filing date -
08/163,335
serial no -
In Force
status
Importance
Abstract
A method and system are provided for maintaining coherency between a server processor and a client processor that has a cache memory. The server may, for example, be a fixed location mobile unit support station. The client may, for example, be a palmtop computer. The server stores a plurality of data values, and the client stores a subset of the plurality of data values in the cache. The server processor periodically broadcasts invalidation reports to the client processor. Each respective invalidation report includes information identifying which, if any, of the plurality of data values have been updated within a predetermined period of time before the server processor broadcasts the respective invalidation report. The client processor determines, based on the invalidation reports, whether a selected data value in the cache memory of the client processor has been updated in the server processor since the selected data value was stored in the cache memory. The client processor invalidates the selected data value in the cache memory of the client processor, if the selected data value has been updated in the server processor.
First Claim
Related Publications
International Classification(s)
- [Classification Symbol]
- [Patents Count]
Cited Art
| Patent Info | (Count) | # Cites | Year |
|---|---|---|---|
|
|
|||
| 5,197,139 Cache management for multi-processor systems utilizing bulk cross-invalidate | 33 | 1990 | |
| 5,212,806 Distributed control methods for management of migrating data stations in a wireless communications network | 88 | 1990 | |
| 5,210,848 Multi-processor caches with large granularity exclusivity locking | 27 | 1992 | |
|
|
|||
| 5,146,603 Copy-back cache system having a plurality of context tags and setting all the context tags to a predetermined value for flushing operation thereof | 22 | 1989 | |
| 5,179,675 Data processing system with cache memory addressable by virtual and physical address | 12 | 1989 | |
|
|
|||
| 5,185,878 Programmable cache memory as well as system incorporating same and method of operating programmable cache memory | 87 | 1990 | |
|
|
|||
| 5,121,126 Beacon enhanced telecommunications system and method | 69 | 1991 | |
|
|
|||
| 5,175,851 System and method for controlling client machine access to a portion of a file with a variable length | 49 | 1989 | |
|
|
|||
| 5,134,697 Remote memory-mapped display with interactivity determination | 73 | 1990 | |
|
|
|||
| 5,113,514 System bus for multiprocessor computer system | 67 | 1990 | |
|
|
|||
| 5,355,471 Multiprocessor cache coherency tester that exercises the coherency logic exhaustively and also detects errors in a processor using an automatic CPU sort | 25 | 1992 | |
|
|
|||
| 5,404,483 Processor and method for delaying the processing of cache coherency transactions during outstanding cache fills | 67 | 1992 | |
|
|
|||
| 5,426,747 Method and apparatus for virtual memory mapping and transaction management in an object-oriented database system | 241 | 1991 | |
|
|
|||
| 5,142,550 Packet data communication system | 141 | 1990 | |
|
|
|||
| 4,984,153 Storage locking control for a plurality of processors which share a common storage unit | 51 | 1988 | |
|
|
|||
| 5,265,235 Consistency protocols for shared memory multiprocessors | 95 | 1993 | |