System for maintaining data coherency in cache memory by periodically broadcasting invalidation reports from server to client

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 5581704
SERIAL NO

08163335

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A method and system are provided for maintaining coherency between a server processor and a client processor that has a cache memory. The server may, for example, be a fixed location mobile unit support station. The client may, for example, be a palmtop computer. The server stores a plurality of data values, and the client stores a subset of the plurality of data values in the cache. The server processor periodically broadcasts invalidation reports to the client processor. Each respective invalidation report includes information identifying which, if any, of the plurality of data values have been updated within a predetermined period of time before the server processor broadcasts the respective invalidation report. The client processor determines, based on the invalidation reports, whether a selected data value in the cache memory of the client processor has been updated in the server processor since the selected data value was stored in the cache memory. The client processor invalidates the selected data value in the cache memory of the client processor, if the selected data value has been updated in the server processor.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

  • PANASONIC CORPORATION OF NORTH AMERICA

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Barbara, Daniel Princeton, NJ 12 1107
Imielinski, Tomasz North Brunswick, NJ 21 1166

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation