US Patent No: 5,581,767

Number of patents in Portfolio can not be more than 2000

Bus structure for multiprocessor system having separated processor section and control/memory section

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

The processor section comprises a matrix-line layout of processor units; each processor unit combined with adjacent processor units in row and column direction by means of IPC buses, which are two-way buses. The control/memory section comprises arrays of control/memory units corresponding one-to-one to the processor units; each control/memory unit entering instructions and data simultaneously to the corresponding units in the processor section via optical channels to carry out arithmetic operations. By providing grid-like buses on the control/memory-unit arrays, and transferring instructions and data on the buses and sending them to the processor unit corresponding one-to-one to the control/memory unit to which data are transferred via optical channels, the transfer of instructions and data is carried out efficiently between processor units beyond the third closest ones.

Loading the Abstract Image... loading....

First Claim

See full text

all claims..

Related Publications

Loading Related Publications... loading....

Patent Owner(s)

Patent OwnerAddressTotal Patents
NIPPON SHEET GLASS CO., LTD.OSAKA899

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Chin, Danny Princeton Jct., NJ 69 1463
Katsuki, Kazuo Hyogo, JP 14 374
Sauer, Donald J Allentown, NJ 40 899

Cited Art Landscape

Patent Info (Count) # Cites Year
 
Bell Telephone Laboratories, Incorporated (1)
4,910,669 Binary tree multiprocessor 30 1987
 
HNC SOFTWARE, INC. (1)
5,138,695 Systolic array image processing system 15 1989
 
Intellectual Property Development Associates of Connecticut, Inc. (1)
4,964,032 Minimal connectivity parallel data processing system 35 1988
 
INTERNATIONAL BUSINESS MACHINES CORPORATION (1)
5,038,386 Polymorphic mesh network image processing system 82 1988
 
PRINCETON UNIVERSITY, NON-PROFIT ORGANIZATION (1)
4,811,214 Multinode reconfigurable pipeline computer 231 1986
 
The Johns Hopkins University (1)
4,720,780 Memory-linked wavefront array processor 226 1985
 
THE RESEARCH FOUNDATION OF STATE UNIVERSITY OF NEW YORK (1)
4,855,903 Topologically-distributed-memory multiprocessor computer 120 1988
 
UNIVERSITY OF WASHINGTON (1)
4,622,632 Data processing system having a pyramidal array of processors 108 1982

Patent Citation Ranking

Forward Cite Landscape

Patent Info (Count) # Cites Year
 
ROUND ROCK RESEARCH, LLC (73)
7,133,972 Memory hub with internal cache and/or memory access prediction 98 2002
7,149,874 Memory hub bypass circuit and method 12 2002
7,245,145 Memory module and method having improved signal routing topology 13 2003
7,120,727 Reconfigurable memory module and method 146 2003
7,428,644 System and method for selective memory module power management 74 2003
7,260,685 Memory hub and access method having internal prefetch buffers 35 2003
7,107,415 Posted write buffers and methods of posting write requests in memory modules 26 2003
7,389,364 Apparatus and method for direct memory access in a hub-based memory system 2 2003
7,210,059 System and method for on-board diagnostics of memory modules 95 2003
7,133,991 Method and system for capturing and bypassing memory transactions in a hub-based memory system 14 2003
7,136,958 Multiple processor system and method including multiple memory hub modules 37 2003
7,310,752 System and method for on-board timing margin testing of memory modules 7 2003
7,194,593 Memory hub with integrated non-volatile memory 37 2003
7,120,743 Arbitration system and method for memory responses in a hub-based memory system 55 2003
7,181,584 Dynamic command and/or address mirroring system and method for memory modules 43 2004
7,120,723 System and method for memory hub-based expansion bus 25 2004
7,213,082 Memory hub and method for providing memory sequencing hints 22 2004
6,980,042 Delay line synchronizer apparatus and method 54 2004
7,162,567 Memory hub and method for memory sequencing 39 2004
7,180,522 Apparatus and method for distributed memory control in a graphics processing system 11 2004
7,242,213 Memory module and method having improved signal routing topology 11 2004
7,249,236 Method and system for controlling memory accesses to memory modules having a memory hub architecture 5 2004
7,047,351 Memory hub bypass circuit and method 46 2005
7,222,197 Apparatus and method for direct memory access in a hub-based memory system 3 2005
7,282,947 Memory module and method having improved signal routing topology 10 2005
7,605,631 Delay line synchronizer apparatus and method 5 2005
8,589,643 Arbitration system and method for memory responses in a hub-based memory system 0 2005
7,415,567 Memory hub bypass circuit and method 4 2006
7,222,210 System and method for memory hub-based expansion bus 8 2006
7,206,887 System and method for memory hub-based expansion bus 42 2006
7,174,409 System and method for memory hub-based expansion bus 9 2006
7,418,526 Memory hub and method for providing memory sequencing hints 27 2006
7,490,211 Memory hub with integrated non-volatile memory 1 2006
7,251,714 Method and system for capturing and bypassing memory transactions in a hub-based memory system 8 2006
7,689,879 System and method for on-board timing margin testing of memory modules 6 2006
7,529,896 Memory modules having a memory hub containing a posted write buffer, a memory device interface and a link interface, and method of posting write requests in memory modules 2 2006
7,437,579 System and method for selective memory module power management 63 2006
7,278,060 System and method for on-board diagnostics of memory modules 3 2006
7,412,566 Memory hub and access method having internal prefetch buffers 16 2006
7,386,649 Multiple processor system and method including multiple memory hub modules 18 2006
7,353,320 Memory hub and method for memory sequencing 4 2006
7,644,253 Memory hub with internal cache and/or memory access prediction 1 2006
7,546,435 Dynamic command and/or address mirroring system and method for memory modules 0 2007
7,370,134 System and method for memory hub-based expansion bus 26 2007
7,716,444 Method and system for controlling memory accesses to memory modules having a memory hub architecture 4 2007
7,516,363 System and method for on-board diagnostics of memory modules 4 2007
7,557,601 Memory module and method having improved signal routing topology 3 2007
7,581,055 Multiple processor system and method including multiple memory hub modules 4 2007
7,818,712 Reconfigurable memory module and method 0 2008
7,562,178 Memory hub and method for memory sequencing 3 2008
7,610,430 System and method for memory hub-based expansion bus 9 2008
7,966,430 Apparatus and method for direct memory access in a hub-based memory system 0 2008
8,127,081 Memory hub and access method having internal prefetch buffers 0 2008
7,913,122 System and method for on-board diagnostics of memory modules 0 2008
7,945,737 Memory hub with internal cache and/or memory access prediction 0 2009
7,975,122 Memory hub with integrated non-volatile memory 0 2009
7,746,095 Memory module and method having improved signal routing topology 3 2009
7,873,775 Multiple processor system and method including multiple memory hub modules 0 2009
8,164,375 Delay line synchronizer apparatus and method 1 2009
7,899,969 System and method for memory hub-based expansion bus 0 2009
7,958,412 System and method for on-board timing margin testing of memory modules 3 2010
7,908,452 Method and system for controlling memory accesses to memory modules having a memory hub architecture 0 2010
7,966,444 Reconfigurable memory module and method 0 2010
8,244,952 Multiple processor system and method including multiple memory hub modules 0 2011
8,086,815 System for controlling memory accesses to memory modules having a memory hub architecture 2 2011
8,195,918 Memory hub with internal cache and/or memory access prediction 0 2011
8,209,445 Apparatus and method for direct memory access in a hub-based memory system 0 2011
8,200,884 Reconfigurable memory module and method 2 2011
8,832,404 Memory hub with integrated non-volatile memory 0 2011
8,117,371 System and method for memory hub-based expansion bus 0 2011
8,234,479 System for controlling memory accesses to memory modules having a memory hub architecture 1 2011
8,499,127 Memory hub with internal cache and/or memory access prediction 0 2012
8,732,383 Reconfigurable memory module and method 0 2012
 
MICRON TECHNOLOGY, INC. (53)
7,941,056 Optical interconnect in high-speed memory systems 3 2001
7,200,024 System and method for optically interconnecting memory devices 24 2002
7,117,316 Memory hub and access method having internal row caching 20 2002
7,254,331 System and method for multiple bit optical data transmission in memory systems 12 2002
6,944,743 Memory hub bypass circuit and method 0 2002
7,836,252 System and method for optimizing interconnections of memory devices in a multichip module 1 2002
6,937,057 Memory module and method having improved signal routing topology 0 2003
7,366,920 System and method for selective memory module power management 0 2003
7,234,070 System and method for using a learning sequence to establish communications on a high-speed nonsynchronous interface in the absence of clock forwarding 16 2003
7,137,024 System and method for using a learning sequence to establish communications on a high-speed nonsynchronous interface in the absence of clock forwarding 0 2003
7,330,992 System and method for read synchronization of memory modules 6 2003
7,188,219 Buffer control system and method for a memory system having outstanding read and write request buffers 40 2004
7,788,451 Apparatus and method for data bypass for a bi-directional data bus in a hub-based memory sub-system 12 2004
7,412,574 System and method for arbitration of memory responses in a hub-based memory system 20 2004
7,257,683 Memory arbitration system and method having an arbitration packet protocol 10 2004
7,447,240 Method and system for synchronizing communications links in a hub-based memory system 5 2004
7,590,797 System and method for optimizing interconnections of components in a multichip memory module 1 2004
7,222,213 System and method for communicating the synchronization status of memory modules during initialization of the memory modules 36 2004
7,363,419 Method and system for terminating write commands in a hub-based memory system 34 2004
7,519,788 System and method for an asynchronous data buffer having buffer write and read pointers 6 2004
7,310,748 Memory hub tester interface and method for use thereof 11 2004
7,106,611 Wavelength division multiplexed memory module, memory system and method 24 2004
7,392,331 System and method for transmitting data packets in a computer system having a memory hub architecture 8 2004
7,289,347 System and method for optically interconnecting memory devices 9 2005
7,272,682 Memory hub bypass circuit and method 0 2006
7,870,329 System and method for optimizing interconnections of components in a multichip memory module 3 2006
7,594,088 System and method for an asynchronous data buffer having buffer write and read pointers 1 2006
7,805,586 System and method for optimizing interconnections of memory devices in a multichip module 3 2006
7,596,641 System and method for transmitting data packets in a computer system having a memory hub architecture 1 2006
7,489,875 System and method for multiple bit optical data transmission in memory systems 1 2006
7,434,081 System and method for read synchronization of memory modules 2 2006
7,266,633 System and method for communicating the synchronization status of memory modules during initialization of the memory modules 10 2006
7,529,273 Method and system for synchronizing communications links in a hub-based memory system 5 2006
7,461,286 System and method for using a learning sequence to establish communications on a high-speed nonsynchronous interface in the absence of clock forwarding 7 2006
7,411,807 System and method for optically interconnecting memory devices 3 2006
7,382,639 System and method for optically interconnecting memory devices 1 2006
8,504,782 Buffer control system and method for a memory system having outstanding read and write request buffers 0 2007
7,412,571 Memory arbitration system and method having an arbitration packet protocol 10 2007
7,823,024 Memory hub tester interface and method for use thereof 2 2007
7,774,559 Method and system for terminating write commands in a hub-based memory system 11 2007
8,082,404 Memory arbitration system and method having an arbitration packet protocol 2 2008
8,392,686 System and method for read synchronization of memory modules 1 2008
7,949,803 System and method for transmitting data packets in a computer system having a memory hub architecture 0 2009
8,239,607 System and method for an asynchronous data buffer having buffer write and read pointers 2 2009
8,291,173 Apparatus and method for data bypass for a bi-directional data bus in a hub-based memory sub-system 2 2010
8,190,819 System and method for optimizing interconnections of memory devices in a multichip module 0 2010
8,438,329 System and method for optimizing interconnections of components in a multichip memory module 0 2011
8,712,249 Optical interconnect in high-speed memory systems 0 2011
8,346,998 System and method for transmitting data packets in a computer system having a memory hub architecture 1 2011
8,775,764 Memory hub architecture having programmable lane widths 0 2011
8,555,006 Memory arbitration system and method having an arbitration packet protocol 0 2011
8,694,735 Apparatus and method for data bypass for a bi-directional data bus in a hub-based memory sub-system 0 2012
8,788,765 Buffer control system and method for a memory system having outstanding read and write request buffers 0 2013
 
ACTEL CORPORATION (28)
5,850,564 Scalable multiple level tab oriented interconnect architecture 83 1995
6,051,991 Architecture and interconnect scheme for programmable logic circuits 30 1997
6,088,526 Scalable multiple level tab oriented interconnect architecture 29 1997
6,433,580 Architecture and interconnect scheme for programmable logic circuits 21 1998
6,417,690 Floor plan for scalable multiple level tab oriented interconnect architecture 7 1998
6,329,839 Method and apparatus for universal program controlled bus architecture 45 1999
6,300,793 Scalable multiple level tab oriented interconnect architecture 25 1999
6,320,412 Architecture and interconnect for programmable logic circuits 3 1999
6,462,578 Architecture and interconnect scheme for programmable logic circuits 6 2000
6,507,217 Architecture and interconnect scheme for programmable logic circuits 25 2001
6,504,399 Method and apparatus for universal program controlled bus architecture 4 2001
7,009,422 Floor plan for scalable multiple level tab oriented interconnect architecture 3 2001
6,597,196 Architecture and interconnect scheme for programmable logic circuits 22 2002
6,624,658 Method and apparatus for universal program controlled bus architecture 2 2002
6,703,861 Architecture and interconnect scheme for programmable logic circuits 96 2002
6,747,482 Architecture and interconnect scheme for programmable logic circuits 13 2003
7,017,136 Architecture and interconnect scheme for programmable logic circuits 3 2003
6,975,138 Method and apparatus for universal program controlled bus architecture 38 2004
6,989,688 Architecture and interconnect scheme for programmable logic circuits 1 2004
7,382,156 Method and apparatus for universal program controlled bus architecture 38 2005
7,078,933 Architecture and interconnect scheme for programmable logic circuits 3 2005
7,409,664 Architecture and interconnect scheme for programmable logic circuits 2 2005
7,126,375 Floor plan for scalable multiple level tab oriented interconnect architecture 0 2006
7,142,012 Architecture and interconnect scheme for programmable logic circuits 12 2006
7,646,218 Architecture and interconnect scheme for programmable logic circuits 1 2008
7,830,173 Method and apparatus for universal program controlled bus architecture 3 2009
7,915,918 Method and apparatus for universal program controlled bus architecture 0 2010
8,289,047 Architecture and interconnect scheme for programmable logic circuits 0 2010
 
ADVANTAGE LOGIC, INC. (13)
6,975,139 Scalable non-blocking switching network for programmable logic 13 2004
7,460,529 Interconnection fabric using switching networks in hierarchy 7 2004
7,256,614 Scalable non-blocking switching network for programmable logic 9 2005
7,423,453 Efficient integrated circuit layout scheme to implement a scalable switching network used in interconnection fabric 9 2006
7,417,457 Scalable non-blocking switching network for programmable logic 9 2007
7,557,613 Scalable non-blocking switching network for programmable logic 9 2008
7,768,302 Scalable non-blocking switching network for programmable logic 3 2009
7,999,570 Enhanced permutable switching network with multicasting signals for interconnection fabric 0 2009
7,863,932 Scalable non-blocking switching network for programmable logic 1 2010
7,986,163 Scalable non-blocking switching network for programmable logic 2 2010
8,242,807 Scalable non-blocking switching network for programmable logic 1 2011
8,395,415 Enhanced permutable switching network with multicasting signals for interconnection fabric 0 2011
8,698,519 Scalable non-blocking switching network for programmable logic 0 2012
 
ARRAY PORTFOLIO LLC (6)
7,937,557 System and method for intercommunication between computers in an array 0 2004
7,904,615 Asynchronous computer communication 0 2006
7,904,695 Asynchronous power saving computer 0 2006
7,966,481 Computer system and method for executing port communications without interrupting the receiving computer 0 2007
7,984,266 Integrated computer array with independent functional configurations 0 2007
8,825,924 Asynchronous computer communication 0 2011
 
AGERE SYSTEMS INC. (2)
7,526,705 Acknowledgement message modification in communication networks 1 2005
7,895,495 Acknowledgement message modification in communication networks 0 2009
 
INTEL CORPORATION (2)
7,555,630 Method and apparatus to provide efficient communication between multi-threaded processing elements in a processor unit 3 2004
8,347,018 Techniques for broadcasting messages on a point-to-point interconnect 0 2009
 
RENESAS ELECTRONICS CORPORATION (2)
7,523,292 Array-type processor having state control units controlling a plurality of processor elements arranged in a matrix 1 2003
8,151,089 Array-type processor having plural processor elements controlled by a state control unit 0 2003
 
SEIKO EPSON CORPORATION (2)
6,557,020 Information processing system, enciphering/deciphering system, system LSI, and electronic apparatus 10 1999
7,117,237 Information processing system, encryption/decryption system, system LSI, and electronic equipment 4 2003
 
SILICON GRAPHICS INTERNATIONAL, CORP. (2)
5,721,819 Programmable, distributed network routing 119 1995
5,669,008 Hierarchical fat hypercube architecture for parallel processing systems 26 1995
 
AGERE SYSTEMS GUARDIAN CORP. (1)
6,465,336 Circuit and method for providing interconnections among individual integrated circuit chips in a multi-chip module 15 2001
 
BTR, INC. (1)
6,034,547 Method and apparatus for universal program controlled bus 32 1996
 
CYPRESS SEMICONDUCTOR CORPORATION (1)
7,194,638 Device and method for managing power consumed by a USB device 24 2002
 
GLOBALFOUNDRIES INC. (1)
5,909,587 Multi-chip superscalar microprocessor module 6 1997
 
KABUSHIKI KAISHA TOSHIBA (1)
6,421,772 Parallel computer with improved access to adjacent processor and memory elements 26 1999
 
LSI LOGIC CORPORATION (1)
6,915,369 Modular and scalable system bus structure 3 1999
 
LUCENT TECHNOLOGIES INC. (1)
6,281,590 Circuit and method for providing interconnections among individual integrated circuit chips in a multi-chip module 13 1997
 
MERCURY CORPORATION (1)
6,052,752 Hierarchical dual bus architecture for use in an electronic switching system employing a distributed control architecture 96 1996
 
NTT MOBILE COMMUNICATIONS NETWORK INC. (1)
5,815,680 SIMD multiprocessor with an interconnection network to allow a datapath element to access local memories 23 1995
 
RAYTHEON COMPANY (1)
5,815,728 Processor array 0 1996
 
TEXAS INSTRUMENTS INCORPORATED (1)
8,193,832 Arbiter array using two-dimensional address decoding 0 2011