Differentially coupled AND/NAND and XOR/XNOR circuitry

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 5583456
SERIAL NO

08519172

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

Disclosed is a semiconductor integrated circuit which have a pair of transistors Q11, Q12 with a first polarity being differentially inputted with first logical values A(+) and A(-), a first constant current source I11 for driving the pair of transistors with the first polarity, two pairs of transistors Q13, Q14 and Q15, Q16 with a second polarity, each of the two pairs of transistors being differentially inputted with second logical values B(+) and B(-) and being connected to a drain of each of the pair of transistors with the first polarity, a second and third constant current sources I12, I13 for driving the two pairs of transistors, respectively, and load resistors R11, R12 which are connected to the two pairs of transistors, respectively. The two pairs of transistors Q13-Q16 have one transistor Q13 being connected to one of the load resistors and the other three transistors Q14-Q16 being connected to the other of the load resistors, and an AND output is obtained from a node of one transistor Q13 and the load resistor R11 and an NAND output is obtained from a node of the other three transistors Q14-Q16 and the load resistor R12.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
NEC CORPORATION108-8001 TOKYO

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Kimura, Katsuji Tokyo, JP 146 1665

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation