Method of manufacturing a semiconductor device and a resist composition used therein

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 5591654
SERIAL NO

08322131

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

In a method of forming a buried impurity layer at a deep position of a semiconductor substrate, the resist configuration is prevented from sagging. A resist film having a film thickness of at least 3 .mu.m is formed on a semiconductor substrate. The resist film is exposed selectively to form an image. After exposure and before developing, the resist film is baked at the temperature of 110.degree.-130.degree. C. The resist film is developed and rinsed to form a resist pattern. The generated resist pattern is baked at a temperature of 100.degree. C.-130.degree. C. Using the resist pattern as a mask, impurity ions are implanted at high energy to the main surface of the semiconductor substrate to form a buried impurity layer at a deep position of the semiconductor substrate. Then, the resist pattern is removed.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
MITSUBISHI DENKI KABUSHIKI KAISHA2-3 MARUNOUCHI 2-CHOME CHIYODA-KU TOKYO

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Kishimura, Shinji Hyogo, JP 62 240

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation