Testing a non-volatile memory

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 5627780
SERIAL NO

08518919

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

An integrated circuit memory device has: a memory array; a set of data latches for holding data bits to be stored in the memory array; a plurality of data tracks for supplying data bits to the data latches; a set of address latches for holding address bits for addressing the memory array; a test bus; a data bit routing circuit connected to the data latches for selectively routing data bits to either the memory array or the test bus; an address bit routing circuit connected to the address latches for selectively routing address bits to either the array or the test bus; and an output circuit for outputting data bits and address bits on the test bus. In this way, data bits and address bits can be checked for accuracy against the originally supplied data bits and address bits. Thus, a test can be conducted without requiring data actually to be written to memory cells of the memory.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
SGS-THOMSON MICROELECTRONICS LIMITEDPLAN HOUSE PARKWAY GLOBE PARK MARLOW BUCKS SL7 1

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Malhi, Vijay Milan, IT 9 202

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation