Variable length code decoder using a content addressable memory with match inhibiting gate
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
Jun 24, 1997
Grant Date -
N/A
app pub date -
Jan 24, 1995
filing date -
Apr 19, 1993
priority date (Note) -
In Force
status (Latency Note)
![]() |
A preliminary load of PAIR data current through [] has been loaded. Any more recent PAIR data will be loaded within twenty-four hours. |
PAIR data current through []
A preliminary load of cached data will be loaded soon.
Any more recent PAIR data will be loaded within twenty-four hours.
![]() |
Next PAIR Update Scheduled on [ ] |

Importance

US Family Size
|
Non-US Coverage
|
Patent Longevity
|
Forward Citations
|
Abstract
The present invention relates to a variable-length code decoding circuit for decoding an input variable-length code string and a variable-length code decoding system using the same. A typical variable-length code decoding circuit of the present invention includes a CAM cell 10 for storing a variable-length code bit and a RAM cell 20 which is paired with the CAM cell 10 for storing a mask bit so as to perform a masking operation. The variable-length code decoding circuit further includes an NMOS transistor 30 which is coupled between the CAM cell 10 and a match line ML for selectively disconnecting the CAM cell 10 from the match line ML in response to an output of the RAM cell 20. The CAM cell 10 collates a bit of the input variables-length code string with the stored code bit. When the input bit matches the stored code bit, the CAM cell 10 outputs an H level matching to the match line ML and otherwise it outputs an L level unmatching to the match line ML. If the CAM cell 10 does not relate to the collating operation that is, if it does not matter whether there is a match, the RAM cell 20 corresponding to the CAM cell 10 outputs an L level signal to turn off the NMOS transistor 30. When the NMOS 30 is turned off, the output of the CAM cell 10 is not transmitted to the match line ML.

First Claim
Family

- 15 United States
- 10 France
- 8 Japan
- 7 China
- 5 Korea
- 2 Other
Patent Owner(s)
Patent Owner | Address | Total Patents |
---|---|---|
LAPIS SEMICONDUCTOR CO., LTD. | HACHIOJI-SHI TOKYO | 1636 |
International Classification(s)
Inventor(s)
Inventor Name | Address | # of filed Patents | Total Citations |
---|---|---|---|
Komoto, Eiji | Tokyo, JP | 10 | 106 |
Nakamura, Takao | Tokyo, JP | 198 | 2195 |
Cited Art Landscape
Patent Info | (Count) | # Cites | Year |
---|---|---|---|
|
|||
* 5173695 High-speed flexible variable-length-code decoder | 120 | 1990 | |
|
|||
* 5245338 High-speed variable-length decoder | 39 | 1992 | |
|
|||
* 5475389 Adaptive variable-length coding apparatus | 7 | 1994 | |
|
|||
* 4670858 High storage capacity associative memory | 97 | 1983 |
Patent Citation Ranking
Forward Cite Landscape
Patent Info | (Count) | # Cites | Year |
---|---|---|---|
|
|||
6452822 Segmented match line arrangement for content addressable memory | 20 | 2001 | |
|
|||
* 6615310 Lossless data compressor with all CAM words available | 2 | 2000 | |
|
|||
* 5940852 Memory cells configurable as CAM or RAM in programmable logic devices | 39 | 1997 | |
* 6058452 Memory cells configurable as CAM or RAM in programmable logic devices | 59 | 1999 | |
* 6263400 Memory cells configurable as CAM or RAM in programmable logic devices | 10 | 2000 | |
|
|||
* 6078987 Translation look aside buffer having separate RAM arrays which are accessable with separate enable signals | 23 | 1997 | |
|
|||
* 5936873 Single ended match sense amplifier | 34 | 1997 | |
|
|||
* 6134135 Mask arrangement for scalable CAM/RAM structures | 40 | 2000 | |
|
|||
* 5787458 Content addressable memory of a simple construction capable of retrieving a variable word length data | 85 | 1996 | |
|
|||
* 9697899 Parallel deflate decoding method and apparatus | 0 | 2015 | |
|
|||
8291150 Table device, variable length coding apparatus, variable length decoding apparatus, and variable length coding and decoding apparatus | 0 | 2007 | |
* 2010/0057,810 TABLE DEVICE, VARIABLE LENGTH CODING APPARATUS, VARIABLE LENGTH DECODING APPARATUS, AND VARIABLE LENGTH CODING AND DECODING APPARATUS | 5 | 2007 | |
|
|||
* 6646900 Ternary content addressable memory with data and mask data settable therewithin by one write cycle | 19 | 2002 | |
|
|||
6317349 Non-volatile content addressable memory | 58 | 1999 | |
* 6166938 Data encoding for content addressable memories | 59 | 1999 | |
* 6157558 Content addressable memory cell and array architectures having low transistor counts | 56 | 1999 | |
|
|||
6995997 Cache cell with masking | 0 | 2004 | |
|
|||
6418042 Ternary content addressable memory with compare operand selected according to mask value | 40 | 1998 | |
* 6137707 Method and apparatus for simultaneously performing a plurality of compare operations in content addressable memory device | 111 | 1999 | |
6460112 Method and apparatus for determining a longest prefix match in a content addressable memory device | 47 | 1999 | |
7143231 Method and apparatus for performing packet classification for policy-based packet routing | 10 | 1999 | |
6539455 Method and apparatus for determining an exact match in a ternary content addressable memory device | 38 | 1999 | |
6499081 Method and apparatus for determining a longest prefix match in a segmented content addressable memory device | 55 | 1999 | |
* 6154384 Ternary content addressable memory cell | 123 | 1999 | |
6944709 Content addressable memory with block-programmable mask write mode, word width and priority | 38 | 2001 | |
6934795 Content addressable memory with programmable word width and programmable priority | 46 | 2001 | |
6892272 Method and apparatus for determining a longest prefix match in a content addressable memory device | 9 | 2002 | |
6574702 Method and apparatus for determining an exact match in a content addressable memory device | 29 | 2002 | |
* 6809945 Content addressable memory match line sensing techniques | 0 | 2003 | |
7272027 Priority circuit for content addressable memory | 3 | 2004 | |
* 2004/0193,741 Priority circuit for content addressable memory | 21 | 2004 | |
7246198 Content addressable memory with programmable word width and programmable priority | 12 | 2005 | |
|
|||
* 6404359 Variable length decoding system having a mask circuit for improved cache hit accuracy | 2 | 2000 | |
|
|||
* 5835035 High performance variable length decoder with two-word bit stream segmentation and related method | 9 | 1997 |
Maintenance Fees
Fee | Large entity fee | small entity fee | micro entity fee | due date |
---|
Fee | Large entity fee | small entity fee | micro entity fee |
---|---|---|---|
Surcharge after expiration - Late payment is unavoidable | $700.00 | $350.00 | $175.00 |
Surcharge after expiration - Late payment is unintentional | $1,640.00 | $820.00 | $410.00 |
Full Text

Legal Events

Matter Detail

Renewals Detail

Note
The template below is formatted to ensure compatibility with our system.
Provide tags with | separated like (tags1|tags2).
Maximum length is 128 characters for Customer Application No
Mandatory Fields * - 'MatterType','AppType','Country','Title','SerialNo'.
Acceptable Date Format - 'MM/DD/YYYY'.
Acceptable Filing/App Types -
- Continuation/Divisional
- Original
- Paris Convention
- PCT National
- With Priority
- EP Validation
- Provisional Conversion
- Reissue
- Provisional
- Foreign Extension
Acceptable Status -
- Pending
- Abandoned
- Unfiled
- Expired
- Granted
Acceptable Matter Types -
- Patent
- Utility Model
- Supplemental Protection Certificate
- Design
- Inventor Certificate
- Plant
- Statutory Invention Reg
Advertisement
Advertisement
Advertisement

Advertisement

Advertisement

Recipient Email Address

Recipient Email Address

Comment
Recipient Email Address

Success
E-mail has been sent successfully.
Failure
Some error occured while sending email. Please check e-mail and try again!
PAIR load has been initiated
A preliminary load of cached data will be loaded soon. Current PAIR data will be loaded within twenty four hours.
File History PDF
Thank you for your purchase! The File Wrapper for Patent Number 5642114 will be available within the next 24 hours.
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:

Last Refreshed On:
Changes done successfully
Important Notes on Latency of Status data
Please note there is up to 60 days of latency in this Status indicator for certain status conditions. You can obtain up-to-date Status indicator readings by ordering PAIR for the file.
An application with the status "Published" (which means it is pending) may be recently abandoned, but not yet updated to reflect its abandoned status. However, an application filed less than one year ago is unlikely to be abandoned.
A patent with the status "Granted" may be recently expired, but not yet updated to reflect its expired status. However, it is highly unlikely a patent less than 3.5 years old would be expired.
An application with the status "Abandoned" is almost always current, but there is a small chance it was recently revived and the status not yet updated.
Important Note on Priority Date data
This priority date is an estimated earliest priority date and is purely an estimation. This date should not be taken as legal conclusion. No representations are made as to the accuracy of the date listed. Please consult a legal professional before relying on this date.
We are sorry but your current selection exceeds the maximum number of portfolios (0) for this membership level. Upgrade to our Level for up to -1 portfolios!.