Method of encapsulating die and chip carrier

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 5663106
SERIAL NO

08246113

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A method of packaging a semiconductor chip assembly includes the encapsulation of the same after establishing an encapsulation area and providing a physical barrier for protecting the terminals of a chip carrier. An alternative or supplement to providing a physical barrier is to provide a preform of an encapsulation material which includes a predetermined volume of such material so that only the encapsulation area is filled. For a semiconductor chip assembly which does not yet have an elastomeric layer, a method of simultaneously forming such an elastomeric layer and encapsulating a semiconductor chip assembly is also provided.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
TESSERA INC (A CORP OF DELAWARE)3099 ORCHARD DRIVE SAN JOSE CA 95134

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Distefano, Thomas H Monte Sereno, CA 191 14662
Karavakis, Konstantine Coram, NY 73 2085
Mitchell, Craig San Jose, CA 116 3503
Smith, Jr John W Austin, TX 6 630

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation