Semiconductor memory device

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 5677866
SERIAL NO

08739445

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

In a semiconductor memory device constituted by bulk CMOS 6-Tr memory cells, a structure is realized which can maintain a high soft error immunity even if a power-supply voltage is lowered and a cell size is decreased. In order to realize this structure, a semiconductor memory device using a flip-flop which is constituted by CMOS transistors formed on a surface of a semiconductor substrate, includes a trench isolating region which has an interface between a first conductive well and a second conductive well formed in the semiconductor substrate and is formed from the surface of the semiconductor substrate in a direction of depth to have a predetermined planar shape and a predetermined depth, and a trench capacitor formed in the trench isolating region and separately connected to two memory nodes of a memory cell.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

  • NEC CORPORATION

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Kinoshita, Yasushi Tokyo, JP 72 827

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation