US Patent No: 5,680,367

Number of patents in Portfolio can not be more than 2000

Process for controlling writing data to a DRAM array

Stats

ATTORNEY / AGENT: (SPONSORED)
 

Importance

Loading Importance Indicators... loading....

Abstract

A memory circuit (14) having features specifically adapted to permit the memory circuit (14) to serve as a video frame memory is disclosed. The memory circuit (14) contains a dynamic random access memory array (24) with buffers (18, 20) on input and output data ports (22) thereof to permit asynchronous read, write and refresh accesses to the memory array (24). The memory circuit (14) is accessed both serially and randomly. An address generator (28) contains an address buffer register (36) which stores a random access address and an address sequencer (40) which provides a stream of addresses to the memory array (24). An initial address for the stream of addresses is the random access address stored in the address buffer register (36).

Loading the Abstract Image... loading....

First Claim

Related Publications

Loading Related Publications... loading....

Patent Owner(s)

Patent OwnerAddressTotal Patents
TEXAS INSTRUMENTS INCORPORATEDDALLAS, TX17034

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Dolait, Jean-Pierre Villeneuve-Loubet, FR 26 86
Frantz, Gene A Missouri City, TX 49 743
Hashimoto, Masashi Kamakura, JP 275 2070
Moravec, John Victor Willow Springs, IL 23 50

Cited Art

Patent Info (Count) # Cites Year
 
TEXAS INSTRUMENTS INCORPORATED (13)
4,306,298 Memory system for microprocessor with multiplexed address/data bus 51 1979
4,321,695 High speed serial access semiconductor memory with fault tolerant feature 51 1979
4,388,696 Data processing system having dual output modes 29 1980
4,811,202 Quadruply extended time multiplexed information bus for reducing the `pin out` configuration of a semiconductor chip package 93 1981
4,443,864 Memory system for microprocessor with multiplexed address/data bus 66 1981
4,581,721 Memory apparatus with random and sequential addressing 37 1982
4,509,142 Semiconductor memory device with pipeline access 56 1982
4,567,579 Dynamic memory with high speed nibble mode 85 1983
4,618,947 Dynamic memory with improved address counter for serial modes 99 1984
4,685,089 High speed, low-power nibble mode circuitry for dynamic memory 107 1984
4,667,313 Serially accessed semiconductor memory with tapped shift register 54 1985
4,999,814 Dynamic memory with internal refresh circuit and having virtually refresh-free capability 55 1987
4,975,763 Edge-mounted, surface-mount package for semiconductor integrated circuit devices 77 1988
 
INTERNATIONAL BUSINESS MACHINES CORPORATION (4)
4,225,947 Three phase line-addressable serial-parallel-serial storage array 30 1978
4,286,321 Common bus communication system in which the width of the address field is greater than the number of lines on the bus 75 1979
4,608,669 Self contained array timing 54 1984
4,649,516 Dynamic row buffer circuit for DRAM 63 1984
 
INTEL CORPORATION (3)
4,315,308 Interface between a microprocessor chip and peripheral subsystems 179 1978
4,449,207 Byte-wide dynamic RAM with multiplexed internal buses 63 1982
4,595,923 Improved terminator for high speed data bus 65 1984
 
UNISYS CORPORATION (3)
4,355,376 Apparatus and method for utilizing partially defective memory devices 153 1980
4,470,114 High speed interconnection network for a cluster of processors 82 1982
4,719,627 Memory system employing a low DC power gate array for error correction 40 1986
 
BELL TELEPHONE LABORATORIES, INCORPORATED (2)
4,488,218 Dynamic priority queue occupancy scheme for access to a demand-shared bus 112 1982
4,745,548 Decentralized bus arbitration using distributed arbiters having circuitry for latching lockout signals gated from higher priority arbiters 56 1987
 
ELXSI CORPORATION, A DE CORP. (2)
4,481,625 High speed data bus system 170 1981
4,519,034 I/O Bus clock 102 1982
 
LOCKHEED MARTIN CORPORATION (2)
4,385,350 Multiprocessor system having distributed priority resolution circuitry 68 1980
4,373,183 Bus interface units sharing a common bus using distributed control for allocation of the bus 135 1980
 
NATIONAL SEMICONDUCTOR CORPORATION (2)
4,493,060 Serial-parallel-serial charged coupled device memory and a method of transferring charge therein 34 1983
4,833,651 High-speed, asynchronous, No-Fall-Through, first-in-first out memory with high data integrity 64 1986
 
NCR CORPORATION (2)
4,205,373 System and method for accessing memory connected to different bus and requesting subsystem 98 1978
4,249,247 Refresh system for dynamic RAM memory 64 1979
 
NEC ELECTRONICS CORPORATION (2)
4,633,441 Dual port memory circuit 73 1984
4,899,316 Semiconductor memory device having serial writing scheme 65 1986
 
SONY CORPORATION (2)
4,415,994 Random access memory arrangements 48 1981
4,558,377 Digital television apparatus 42 1982
 
TOKYO SHIBAURA DENKI KABUSHIKI KAISHA (2)
4,375,084 Digital input apparatus 28 1980
4,500,905 Stacked semiconductor device with sloping sides 144 1982
 
ALCATEL NETWORK SYSTEMS, INC. (1)
4,549,283 Digital time delay circuit with high speed and large delay capacity 32 1983
 
APROLASE DEVELOPMENT CO., LLC (1)
4,706,166 High-density electronic modules--process and product 240 1986
 
DAINIPPON SCREEN MFG. CO., LTD. (1)
4,664,502 Liquid developing apparatus for use in electrophotographic copying machine 21 1985
 
DATAPOINT CORPORATION (1)
4,785,394 Fair arbitration technique for a split transaction bus in a multiprocessor computer system 175 1986
 
F. & S. CORPORATION OF COLUMBUS, (1)
4,779,089 Bus arbitration controller 102 1988
 
FREESCALE SEMICONDUCTOR, INC. (1)
4,646,270 Video graphic dynamic RAM 128 1983
 
GENERAL ELECTRIC COMPANY (1)
4,649,511 Dynamic memory controller for single-chip microprocessor 102 1983
 
INTERGRAPH HARDWARE TECHNOLOGIES COMPANY (1)
4,933,835 Apparatus for maintaining consistency of a cache memory with a primary memory 112 1989
 
IRVINE SENSORS CORPORATION (1)
4,764,846 High density electronic package comprising stacked sub-modules 191 1987
 
KABUSHIKI KAISHA TOSHIBA (1)
4,860,198 Microprocessor system 142 1988
 
LORAL AEROSPACE CORP. A CORPORATION OF DE (1)
4,468,738 Bus access arbitration using unitary arithmetic resolution logic and unique logical addresses of competing processors 56 1983
 
MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD. (1)
4,796,224 Layout for stable high speed semiconductor memory device 42 1987
 
MIPS TECHNOLOGIES, INC. (1)
5,179,670 Slot determination mechanism using pulse counting 80 1989
 
MOTOROLA, INC. (1)
4,654,655 Multi-user serial data bus 87 1984
 
MUFFLER MAN, INC., A MI CORP. (1)
4,608,678 Semiconductor memory device for serial scan applications 35 1983
 
NEC CORPORATION (1)
4,818,985 Bus arbitration network capable of quickly carrying out arbitration among bus masters 70 1987
 
RAMBUS INC. (1)
5,319,755 Integrated circuit I/O using high performance bus interface 271 1992
 
RCA LICENSING CORPORATION, TWO INDEPENDENCE WAY, PRINCETON, NJ 08540, A CORP. OF DE (1)
4,789,960 Dual port video memory system having semi-synchronous data input and data output 55 1987
 
SAXPY COMPUTER, INC., A CA. CORP. (1)
4,837,682 Bus arbitration system and method 98 1987
 
SUN MICROSYSTEMS, INC. (1)
4,435,792 Raster memory manipulation apparatus 111 1982
 
TERADYNE, INC. (1)
4,247,817 Transmitting electrical signals with a transmission time independent of distance between transmitter and receiver 98 1978
 
TEXTRON INC. (1)
4,630,193 Time multiplexed processor bus 99 1982
 
XEROX CORPORATION (1)
5,023,488 Drivers and receivers for interfacing VLSI CMOS circuits to transmission lines 194 1990
 
Other [Check patent profile for assignment information] (3)
4,191,996 Self-configurable computer and memory system 126 1977
4,333,142 Self-configurable computer and memory system 55 1979
4,770,640 Electrical interconnection device for integrated circuits 78 1983

Patent Citation Ranking

Forward Cites

  • No Forward Cites to Display