Cell placement method for microelectronic integrated circuit combining clustering, cluster placement and de-clustering

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 5682321
SERIAL NO

08318275

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A large number of microelectronic circuit cells that are interconnected by a set of wiring nets are optimally placed on an integrated circuit chip such that all interconnects can be routed and the total wirelength of the interconnects is minimized. Cells are first grouped into disjoint clusters by an optimization-driven clustering technique, which uses both local and global connectivity information among the cells. This technique uses Rent's rule for combining pairs of neighboring clusters, and selects among pairs of clusters having the same Rent's exponent using distance information derived from global optimization processing. Clusters are prevented from growing to an excessive size by limiting the number of cells per cluster and the maximum area per cluster to predetermined maximum values. After the clusters are generated, they are placed using an optimization-driven placement technique, preferably 'Gordian'. Finally, the cells within each cluster are de-clustered and locally placed using a partitioning technique, preferably 'min-cut'.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
BELL SEMICONDUCTOR LLC401 N MICHIGAN AVE SUITE 1600 CHICAGO IL 60611

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Ding, Cheng-Liang San Jose, CA 9 276
Irwin, Mary Jane Spring Mills, PA 1 31
Wang, Ting-Chi Taipei, TW 9 44

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation