Integrated circuitry having a pair of adjacent conductive lines

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 5691565
SERIAL NO

08719150

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A method of forming integrated circuitry includes, a) providing a pair of spaced and adjacent electrically conductive elongated lines; and b) providing electrically insulative material over the pair of spaced lines in a manner which leaves an elongated void between the lines, the elongated void being top sealed along its substantial elongated length. Preferably, the electrically insulative material is provided by depositing electrically insulative material over the pair of lines in a manner which produces a retrograde cross-sectional profile of the insulating material relative to the respective line sidewalls and which leaves an elongated top sealed void within the insulating material between the lines, the elongated void being open at at least one end. The void at the one end is subsequently sealed. Integrated circuitry of the invention included, i) a pair of spaced and adjacent electrically conductive elongated lines; and ii) the pair of conductive lines being encapsulated with an electrically insulative material, a top sealed elongated void provided relative to the electrically insulative material between the lines facilitating electrical isolation of the lines from one another.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
MICRON TECHNOLOGY INCBOISE ID 83706

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Manning, Monte Kuna, ID 160 2866

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation