Tape application platform and processes therefor

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 5696032
SERIAL NO

08774540

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

An integrated-circuit manufacturing process uses a platform to carry an integrated circuit (IC) (20) for handling and alignment through wire bonding or TAB operations, to provide interconnections, and to support the shielded IC with uniform, controlled adhesive thickness. The platform base (10) has a flat portion which may have a slot (30) extending the length of a chip with wire-bond pads (140). The IC is mounted to the platform base with cast or contained adhesive, epoxy, or tape (50), which provides at least one adhesive surface. For several rows of wire-bond pads, there may be several slots. If the platform carries more than one chip, the platform base may have one or more slots (30, 40) per chip. A platform may carry other components (110, 120). Circuitry (90) may be printed on one or both sides of the platform base, with moderate resistivity to damp ringing of noise signals. Wire bonds are made through the slot (30), connecting IC pads with circuitry. The platform base may have conductive areas (90) on one or both sides to provide a shield or bus connected by wire bonds. Conductive bus elements (60 and 70) may be attached with tape (80). The platform may have terminals (100) for interconnection with higher level of circuitry and/or narrow leads (1220) extending over the IC. The platform base is preferably made from epoxy-glass laminate with conductive layers of a clad composite with preferred resistivity and preferred thermal expansion. Platform bases may be composite metal, stamped in a continuous strip, with platform segments excised during assembly. Another embodiment provides a lead paddle assembly in which two tape application platforms hold an IC in a rigid assembly.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

  • Assignment data not available. Check PTO

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Dombroski, Edward John R.R. 2, Box 407, Jericho, VT 05465 4 50
Phelps, Jr Douglas Wallace 21 Richardson St., Burlington, VT 05401 4 50
Ward, William Carroll 28 Bilodeau Ct., Burlington, VT 05401 4 50

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation