Method for placing logic functions and cells in a logic design using floor planning by analogy

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 5696693
SERIAL NO

08414881

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A method used by a computer-aided design system for placing logic functions and cells in a floor plan of a very large scale integrated circuit chip. The structure of a set of selected logic functions and cells to be placed is compared to a set of selected logic functions and cells which have previously been placed in the floor plan. If the number of cells and the structure of the sets are analogous, the selected logic functions and cells to be placed are automatically assigned physical positions in the floor plan based on the physical position and structure of the selected logic functions and cells that have already been placed, and on an orientation mode. The orientation mode provides for the reflection of the placement of the selected logic functions and cells about the horizontal axis, the vertical axis, or both the horizontal and vertical axes. The size of the sets of selected logic functions and cells may be arbitrarily large, thereby providing advantages over simple manual placement of logic functions and cells in a floor plan.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

  • UNISYS CORPORATION

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Aubel, Mark D Woodbury, MN 9 447
Boehm, Arthur F New Brighton, MN 1 59
Kerzman, Joseph P New Brighton, MN 17 660
Paul, Richard F South Burlington, VT 5 93
Rezek, James E Mounds View, MN 10 471
Rusterholz, John T Roseville, MN 12 502

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation